Abstract-Distributed generation (DG) has gained popularity in recent years due to the increasing requirement for renewable power sources. A problem that exists with DG systems is the islanding of DG units that creates safety issues for personnel as well as the potential for damage to utility infrastructure. Therefore, islanding detection methods are utilized to mitigate the risk of islanded operation of DG units. A new passive method of islanding detection based on the signature of the PWM voltage harmonics is proposed. The viability of the algorithm is investigated with the use of an analytical and time domain model of the inverter and further validated with experimental results. Furthermore, an extension of the detection scheme is proposed for use in multi-inverter scenarios composed of adaptive frequency hopping to eliminate unwanted tripping.
I. INTRODUCTION
Islanding is defined as the condition where the distributed generator (DG) continues to operate with local loads after the utility grid has been disconnected [1] . Unintentional islanding is undesired since it is a hazard to utility workers and causes possible damage to equipment as a result of asynchronous reclosure. Asynchronous re-closure occurs when the utility recloses with an energized DG which is out of phase with the utility and can therefore cause large currents to flow, hence possibly damaging the DG converter infrastructure [2] . Islanding also has the potential to interfere with the power restoration service of the utility [3] .
According to the IEEE1547 standard for interconnecting distributed resources with electric power systems, it is a requirement for grid connected DG systems to be able to detect islanding within 2 seconds and cease to energize the area electrical power system (EPS) that is coupled through the point of common coupling (PCC) [4] .
As a consequence, a diverse range of islanding detection methods have been developed and reported in literature each with their merits and limitations.
The two main categories of islanding detection are passive and active methods. Passive methods consist of the detection of islanding through non-invasive means whereas active methods introduce a small perturbation to the grid current and thereby has some impact on power quality. The advantage of the active methods is the reduction/elimination of the non-detection zone (NDZ). In addition to the two main groups, there are also detection methods that rely on communication with the grid and inverter.
A variety of passive methods have been reported in literature such as over/under voltage protection (OVP/UVP) and over/under frequency protection (OFP/UFP) methods [3] . These basic types of detection methods have a large NDZ and therefore are not sufficient in most applications of DG systems. Other types of passive detection methods include voltage phase jump [5] and harmonic voltage or current detection methods [6] .
The harmonics based methods consist of either detecting change in the total harmonic distortion [6] , detecting changes in the individual low order harmonics [7] , or monitoring the changes in the switching harmonics due to the PWM operation of the inverter [8] .
A few examples of active methods of detection are, slidemode frequency shift (SMS) [9] , active frequency drift and Sandia frequency shift (SFS) [9] [10] [11] [12] , Sandia voltage shift (SVS) [10] , methods based on impedance measurement by harmonic injection [13] [14] [15] [16] and impedance measurement by output power shift [7] .
Other types of active methods include DQ-frame based feedback methods [17] ; methods based on the perturbation of the reactive power [18, 19] and second order generalized integrator (SOGI) PLL based methods [20] that introduce a small disturbance in the phase of the inverter current.
Although active methods significantly decrease the NDZ, they share the disadvantage of degrading the power quality to some degree and some of the active methods have the disadvantage of causing instability to the grid in multi-inverter scenarios [21] . Furthermore, with the common prevalence of photovoltaic (PV) inverter systems, there may be situations where the islanding detection mechanisms of multiple inverter systems which are connected to the same utility, fail to detect islanding due to the interaction between these systems [2] .
II. PROPOSED METHOD
This paper presents a new detection technique that has been developed to overcome the drawbacks of islanding detection schemes reported in literature. The proposed islanding detection method consists of monitorin spectrum of the voltage at the PCC (V PCC ) occurs, the shunt impedance at the PCC for increases and this results in the increase harmonics. A fast Fourier transform (FFT) is V PCC signal for each cycle of the fundament which the switching harmonic sidebands are noise floor to obtain a relative magnitude. (LUT) is utilized to compare the obtained ma value for the given modulation index. The d determines whether islanding has taken pla inverter is shut down. Two sideband harmon used as the signature of the inverter's h detection of islanding which provides a de from false tripping due to external noise sourc Whilst PWM harmonic voltage based been reported in [8] , no experimental demo performed. The proposed method differs reported in [8] through utilisation of m components, thereby detecting the unique inverter under consideration for the pu immunity. Further extension of the algori PWM frequency is varied upon encounter interference is also investigated.
Furthermore, the limitations common to method and the method reported in [8] due t loads, as well as the positive effect of series capacitive load on the ease of detection are in
III. MODELLING OF INVERTER LCL FILTER AN
In order to analyze the behaviour of t inverter upon islanding, it is necessary to es the system at the high frequency level. The s Fig. 1 represents the inverter's LCL filter, t the grid. The RL represents a combination of resistive and inductive loads while C represen any power factor correction or harmonic filte be considered a short circuit at the high freq due to the large capacitor banks that are co factor correction. However, the series imped power lines must be considered in the m breaker (SW 1 ) represents the breaking poin occurs. The high frequency voltage harmonics ar inverter due to the voltage source convert operation and the individual harmonic co quantified as given in (1) [22] . For the H-bri investigation, unipolar PWM modulation s and therefore the harmonics appear centre ng the frequency th order generated by 0.3% of the maximum load c ratios lower than 20. Therefore designed to meet these regulatio and experiment, the following Table I are used. For the ease of analysis, the and LCL filter can be simpli circuit as shown in Fig. 3 wher (2) and (3) respectively. The i before and after islanding for t by (4) and (5) . Therefore the v PCC before and after islanding and (7). quency (10 kHz), starting from y onwards as illustrated in Fig. 2 , are normalized to the 50 Hz he two side bands at 20 kHz ±50 .
rd 519-1992, current harmonics y the inverter must be lower than current for short circuit current e the inverter LCL filter can be ons. For the purposes of analysis inverter specifications given in VSC switching at 10 kHz
e inverter consisting of the VSC ified by a Thévenin equivalent re e th (h) and Z th (h) are given by impedance seen by the inverter the parallel RLC load is defined voltage harmonics present at the can be evaluated as given in (6) 
(5)
It is clear that during islanding, the impedance at the PCC for switching frequencies increases due to the absence of the low impedance shunt component of the grid. It is this increase that also causes an increase in the voltage harmonics that appear at the PCC, which is the basis of the detection method. However, as the capacitance of the RLC load increases, the post-islanding impedance for the switching frequencies decreases. Therefore the difference between the highest level of non-islanded state voltage ripple and islanded state voltage ripple reduce to levels that are not detectable for higher values of load capacitance.
IEEE standard 929 states that the islanding detection method must be able to detect islanding for an RLC load that is resonant at the grid frequency and having a quality factor under 2.5. In order to quantify the detectable zone as a function of load capacitance C, the following Fig. 4 is presented whereby the grid impedance, Z grid , at high PWM frequencies is assumed to be zero for a 2.2 kW power level. The figure shows the variation of harmonic voltage difference V(h) before and after islanding for an RLC load resonant at 50 Hz. Although the ideal grid condition of 0 for high frequencies has been assumed for analysis of the detection zone, in practice the series grid inductance at the switching frequency will be a finite value, which sets the baseline value of the voltage harmonics above which the trip threshold lies. Furthermore, in reality the parallel RLC load will have a series impedance component which represents cable effect at the switching frequency as well as ESR of the load capacitance and load inductance as shown in Fig. 5 . Table II for an RLC load (The value for L is chosen for resonance at 50
In Fig. 6 , islanding is detectable if the post islanding voltage ripple lies above the d plane. The detection threshold plane is defin is 5% larger than the worst-case value of vol under normal operation (i.e. when no RLC lo the inverter and the inverter is not islanded islanding is detectable for all values of serie (20 kHz)| for load capacitances that are un series impedances higher than 2.75 , islan for all values of load capacitance. The effect that can be present in the sensed voltage comparing both harmonic components (19.9 kHz) to the threshold values.
IV. ISLANDING DETECTION

A. Detection Algorithm
The islanding detection algorithm is high Voltage at the PCC (V g ) is first attenuated band-pass filtered. This stage removes the Hz) signal thereby maximising the ADC's well as removing out-of-band signals that a The ADC digitises the filtered signal after w processed in the FPGA. The data processing control logic, which first takes 8192 data s data = 1 cycle of the fundamental) from the memory and initiates the FFT transform. Th frequency and hence the 8k size for the increase the FFT process gain, thereby incr to-noise ratio (SNR) as the design is a proo actual implementation, the sampling rate a size may be reduced dramatically. After the through the FFT logic, data points exce sideband components are averaged to obtai The level of the noise floor is subsequently interference as a form of sanity check. The algorithm is the comparator logic, which harmonic components (19.95 Fig. 7 . d after which it is e fundamental (50 dynamic range as are not of interest. which the signal is is overseen by the samples (20 ms of ADC to the FIFO he higher sampling e FFT is used to reasing the signalof of concept. For and resulting FFT e data is processed ept the harmonic in the noise floor. y checked for any e final part of the h compares the 2 0.05 kHz) to the detection threshold in the L ripple +5% for the opera components are above the tr islanding detected signal. This ms (20 ms capture window + F on the FPGA speed and ac implementation) and therefore also ~20 ms. 
B. Noise immunity from other s
It is possible that other pow nearby to the inverter could c systems operate at the same causing the magnitude of the v threshold value. If noise im converters is a design criterio configured to dynamically chan for the subsequent cycle of detection of the first trip condi frequency to be 'hopped' to adjacent spectrum (20 kHz ±4 that has a low level of noise pr of the grid frequency. If the sp also matches the sideband condition, it can be determined place and inverter operation cea It must be noted that the a supported by the islanding dete spectral bandwidth (20 kHz ± therefore optimum utilization m the spectrum. For instance, if ± kHz are considered (19.75 to 20 harmonics are separated by 1 bandwidth of 500 Hz. Therefo another inverter between the ha by 100 Hz, yielding a total inverters. Therefore, the 16 kH pairs of inverters, or 26 in total application, each utility phase i 26 separate inverters. Each in available band and self-allocate before initiating power switchin UT (predefined as worst-case ating power range). If both rip limit, the logic asserts the process repeats itself every ~20 FFT process time which depends ctual FFT size used in final e the typical detection time is switching converters wer converter systems operating ause a false trip if the external e switching frequency, thereby voltage harmonics to exceed the mmunity from other switching on, the detection logic can be nge the inverter PWM frequency f fundamental frequency upon ition. The 2 nd PWM modulation is determined by scanning the kHz), and selecting a frequency resent, and is an integer multiple pectrum of the subsequent cycle characteristics for islanding d that actual islanding has taken ased. amount of inverters that can be ection algorithm is limited to the ± 4 kHz in this instance) and may be obtained by interleaving 3 sideband harmonics around 20 0.25 kHz), it is observed that the 100 Hz and hence occupies a fore, it is possible to interleave armonic spurs that are separated bandwidth of 600 Hz for 2 Hz -24 kHz band can support 13 l. As an example, in a residential in a neighbourhood may contain nverter must therefore scan the e a suitable switching frequency ng.
V. SIMULATION OF ISLANDING ALG
The algorithm has been simulated in MA SimPowerSystems toolbox to validate its first simulation test case consists of islandi load that is resonant at 50 Hz where the RL listed in Table III . Furthermore, the PWM f multi-inverter (2 inverters simulated) is algorithm has been validated in Simulin conditions are also shown in Table III . 
A. Simulation case 1 -RLC resonant load
Since the RLC load is resonant at 50 condition lies in the NDZ of the OVP/UV methods. Fig. 8 and Fig. 9 show the V PCC , in V PCC spectral content variation over time. I that the islanding is successfully detected electrical cycle) after islanding occurs.
After islanding, the magnitude and the fr fundamental component continue to be un voltage ripple of the 19.95 kHz component increases to 77 mV from 49 mV after isl islanding is successfully detected, as the det 76 mV. 
B. Simulation case 2 -connec same PWM frequency
In the situation where imm other converters operating wit required, the adaptive PWM ho cost of increasing the detection electrical cycles).
The simulation can be sum device under test in which the applied is referred to as 'Inve that causes interference is referr Initially 'Inverter 2' is no feeds power to the utility grid. operating at the same 10 kHz kHz harmonics generated), whi the PCC to increase as shown in ction that the harmonic voltage e islanding prevention algorithm jacent spectrum for a suitable ence, and changes its PWM subsequent electrical cycle (at t eals that the harmonic spectrum mits that would be identified as verter 1' continues to operate at pon exceeding harmonic limits is at the limits are exceeded in 2 successive cycles, in which case it is deter islanding has taken place. Fig. 11 illustrates the magnitude and voltage at PCC and 'Inverter 1' current during
The proposed algorithm for islandin therefore been shown to provide immunity f due to external power converters operating frequency. Fig. 11 . VPCC, 'Inverter 1' current and VPCC frequency (2 
VI. DESIGN OF ISLANDING DETECTION H
A. Voltage detection hardware design
The detection of the small signal components present at the PCC can be achi the grid voltage through an ADC converte most commercially available voltage transduc detect signals with bandwidth exceeding 2 divider based circuit is designed where the the high voltage side and the low volt introduced after the ADC stage with the us digital isolators.
The resistor divider attenuates the grid v of 52 (34.32 dB) in order to reduce the peak to under ±7 V so as to be compatible with th conditioning circuit.
In order to maximize the dynamic range fundamental grid frequency component is rem and the remaining high frequency signal is digitisation. An active band-pass filter was purpose, which also serves as the anti-alia ADC. Fig. 12 shows the frequency respons multiple feedback Chebyshev band pass designed for the filtering. Since the do harmonics appear at 20 kHz, the pass-band chosen to be between 16 kHz-24 kHz with a attenuation at the fundamental frequency (50 This configuration allows the full dyna ADC to be utilized whilst preventing saturat the highest value of ripple voltage (i.e. whe place with a purely resistive load). The sch amp based filter circuit is shown in Fig. 13 rmined that actual frequency of the g the simulation. ng detection has from false tripping at the same PWM 2 inverter case) HARDWARE high frequency ieved by sampling r. However, since cers are not able to 20 kHz, a resistor isolation between tage controller is se of ADUM1400 voltage by a factor value of the signal he analogue signal e of the ADC, the moved by filtering amplified prior to designed for this asing filter for the se of the 4 th order s filter that was minant switching d of the filter was gain of 34 dB and 0 Hz) of -87 dB. amic range of the tion of the ADC at en islanding takes hematic of the op- The ADC output is carried in a data bus is clocked at twice the is interfaced through three AD which provide the galvanic isol cRIO-9082 controller is used experimental demonstration.
B. Inverter current detection c
A current sensing circuit h band pass characteristics as the independent ADC. Although th used in the detection of islan measuring the grid impedance a purposes.
The current sensing eleme resistor through which the inve signal that appears across the current is small in magnitude filter stage is designed with frequency. For instance, if th assumed to be 0.3% of the fun of voltage present across the current is only 275 μV.
The filter circuit consists o Chebyshev band pass filter with pass band gain of 60 dB and att Since the filter contains 6 pole amps. 
VII. EXPERIMENTAL RESULTS
A. Estimation of grid impedance
The magnitude of the grid impedance at kHz)|) can be estimated by measuring the high frequency components of V PCC and I g d the inverter when the RLC load is not conn that were obtained for the utility grid of the the inverter was operating at 2.2 kW are give The experimentally derived high impedance value has been utilized as a determining the worst-case ripple magnitude that in practical realization of the system acceptable grid impedance for high freq determined on a case-by-case basis depen configuration (for which the detailed analy scope of this paper).
B. Resistive load islanding test
Experimental validation has been car islanding condition with a purely resistive 2.2kW, and the results are depicted in Fig. 14 
C. RLC load islanding test
The RLC load-based isla carried out with the condition inverter power output of 2.2 kW presented in Fig. 16 and th frequency harmonics in Fig. 17 successfully detected for the R The pre-islanding voltage ripp is 55.1 mV and after islandin values obtained experimental prediction of 57.6 mV and islanding cases, respectively. I and measured post-islanding purely resistive test case. Th bank's series inductance is the between the prediction and m the resistive load test. However load test, the capacitance is the high frequencies and therefor load resistor has a negligible ripple. 
VIII. CONCLUSION
A new islanding detection algorithm has been presented which has the advantage of multi-inverter compatibility compared to similar voltage harmonic monitoring methods.
Furthermore, the difficulty in detection for PWM harmonic based methods when capacitive loads are present has been analyzed and the detectable conditions as a function of the load's characteristics established. The algorithm has been simulated and two test cases demonstrated experimentally in hardware.
The detection hardware designed and demonstrated herein has been over-engineered since the exercise was purely as a proof-of-concept. It follows from analysis of the measured signal-to-noise ratio (SNR: 124 dB relative to 340V peak grid voltage) and spurious free dynamic range (SFDR: 71 dBFS) of the prototype detector, that the hardware may be optimized in terms of ADC resolution and sample rate to achieve a tradeoff between performance and cost. In particular, it is feasible to use the integrated 12-bit ADCs that are common in many low cost DSP/microcontrollers that are used in the control of grid converters.
The requirement for computing power can be minimized by either optimising the FFT length or by utilising an optimized version of an FFT algorithm that caters only for the frequency range of interest.
The proposed frequency hopping method may also be suitable for other active islanding detection schemes where low order harmonics are injected. Further investigations are required for its applicability in these schemes. 
